

catalog

01 Cover sheet
 02 BLOCK
 03 Clock GEN
 04 CPU(DMI/FDIPICIE)1
 05 CPU(CLK/PM)2
 06 CPU(DDR3)3
 07 CPU(POWER1)4
 08 CPU(POWER2)5
 09 CPU(GND)6
 10 CPU(RESERVE)7
 11 PCH(HDA/SATA)1
 12 PCH(PCIE/CLK)2
 13 PCH(DMI/FDI/PM)3
 14 PCH(LVDS/CRT/HDMI)4
 15 PCH(USB/PCI)5
 16 PCH(GPIO)6
 17 PCH(POWER1)7
 18 PCH(POWER2)8
 19 PCH(GND)9
 20 DDR3_SODIMM0
 21 DDR3_SODIMM1
 22 LVDS
 23 CRT
 24 HDMI
 25 LAN
 26 WLAN
 27 Camera
 28 USB
 29 HDD
 30 BT CONN
 31 ALC269 Codec
 32 KBC_775
 33 CPU FAN
 34 BLANK
 35 BLANK
 36 80 PORT CONN
 37 VGA(PCI-E)1
 38 VGA(STRAP)2
 39 VGA(IO)3
 40 VGA(DDRIII)4
 41 VGA(DP)5
 42 VGA(POWER)6
 43 VRAM
 44 HYBRID SWITCH
 45 POWER_Charger
 46 POWER_System
 47 POWER_Chipsett(1_05V)
 48 POWER_DDR
 49 POWER_VGFX
 50 POWER_SEQUENCE
 51 POWER_VCORE
 52 Other power plane NEW
 53 ME
 54 CHANGELIST
 55 POWER BLOCK
 56 BLANK
 57 Card Reader
 58 Touch pad
 59 LED Board

INTEL Calpella Platform

N13DCP


Version : 0.1


Notes:

POP Value : "POP=NA" means not stuff
 Part Value prefix: "PCH_" means only stuff for internal sku
 Part Value prefix: "AT_" means only stuff for external sku
 Part Value prefix: "ATM_" means only stuff for M92 sku
 Part Value prefix: "ATP_" means only stuff for PARK sku


Net Value suffix : "#" means Low Active

BLOCK DIAGRAM









Place close to each VDD pin as possible.





Place close to each VDD pin as possible.






SMBUS Address:D2H











PCI Express Configuration Select
CFG0 1 : Single PEG
0 : Bifurcation enable

CFG3 PCI Express Static Lane Reversal
CFG3 1 : Normal Operation
0 : Lane Numbers Reversed
15 -> 0 , 14 -> 1 , ...

CFG4 Display Port Presence
CFG4 1 : Disabled / No Physical Display Port
attached to Embedded Display Port
0 : Enable / An external Display Poert device
is connected to the Embedded Display Port

CFG7 Reserved - Temporarily used for early Clarksfield samples.
Clarksfield (only for early samples pre-ES1) -
Connect to GND with 3.01K Ohm/5% resistor

20 M_VREF_DQ_DMM0
21 M_VREF_DQ_DMM1

20MIL TP95 1 AM28
20MIL TP96 1 AM29
20MIL TP97 1 AM30
20MIL TP98 1 AM31
20MIL TP99 1 AM32
20MIL TP40 1 AK31
20MIL TP41 1 AK32
20MIL TP42 1 AK33
20MIL TP43 1 AK34
20MIL TP44 1 AK35
20MIL TP45 1 AK36
20MIL TP46 1 AK37
20MIL TP47 1 AK38
20MIL TP48 1 AK39
20MIL TP50 1 HT16

20MIL TP51 1 B19
20MIL TP62 1 A19
R60 0 POP = NA
R60 0 POP = NA
R60 0 POP = NA

X29
X28
X34
X33
X35
X36

RSVD1
RSVD2
RSVD3
RSVD4
RSVD5
RSVD6
RSVD7
RSVD8
RSVD9
RSVD10
RSVD11
RSVD12
RSVD13
RSVD14

RESERVED

RSVD32
RSVD33

RSVD34
RSVD35
RSVD36
RSVD_NCTF_37

RSVD38
RSVD39
RSVD_NCTF_40
RSVD_NCTF_41
RSVD_NCTF_42
RSVD_NCTF_43

RSVD45
RSVD46
RSVD47
RSVD48
RSVD49
RSVD50

RSVD51
RSVD52
RSVD53
RSVD_NCTF_54
RSVD_NCTF_55
RSVD_NCTF_56
RSVD_NCTF_57
RSVD58

RSVD_TP_59
RSVD_TP_60
KEY
RSVD62
RSVD63
RSVD64
RSVD65

RSVD_TP_66
RSVD_TP_67
RSVD_TP_68
RSVD_TP_69
RSVD_TP_70
RSVD_TP_71
RSVD_TP_72
RSVD_TP_73
RSVD_TP_74
RSVD_TP_75

RSVD_TP_76
RSVD_TP_77
RSVD_TP_78
RSVD_TP_79
RSVD_TP_80
RSVD_TP_81
RSVD_TP_82
RSVD_TP_83
RSVD_TP_84
RSVD_TP_85


VSS


AP34


R72 0 POP = NA


Place close to the U6.PIN2 & PIN3


C113 1 2.2uF 50V




















Strap for Boot-BIOS

	GPIO18	GPIO19
JPC	LOW	LOW
Reserved (BARD)	RL	LOW
PCI	LOW	RL
SP1(Default)	RL	RL



DMI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



Danbury Technology
Disabled when Low
Enabled when High

Allocation	USB Devices
USB0	USB1/eSATA
USB1	External port
USB2	External port
USB3	Camera
USB4	NC
USB5	Blue Tooth
USB6	NC
USB7	NC
USB8	Mini Card (WLAN)
USB9	NC
USB10	NC
USB11	Card Reader
USB12	NC
USB13	NC

UB1	
AV7	VSS159
B11	VSS160
B15	VSS161
B23	VSS162
B31	VSS163
B35	VSS164
B39	VSS165
B43	VSS166
B47	VSS167
B51	VSS168
B55	VSS169
B61	VSS170
B65	VSS171
B69	VSS172
B73	VSS173
B77	VSS174
B81	VSS175
B85	VSS176
B89	VSS177
B93	VSS178
B97	VSS179
B01	VSS180
B05	VSS181
B09	VSS182
B13	VSS183
B17	VSS184
B21	VSS185
B25	VSS186
B29	VSS187
B33	VSS188
B37	VSS189
B41	VSS190
B45	VSS191
B49	VSS192
B53	VSS193
B57	VSS194
B61	VSS195
B65	VSS196
B69	VSS197
B73	VSS198
B77	VSS199
B81	VSS200
B85	VSS201
B89	VSS202
B93	VSS203
B97	VSS204
B01	VSS205
B05	VSS206
B09	VSS207
B13	VSS208
B17	VSS209
B21	VSS210
B25	VSS211
B29	VSS212
B33	VSS213
B37	VSS214
B41	VSS215
B45	VSS216
B49	VSS217
B53	VSS218
B57	VSS219
B61	VSS220
B65	VSS221
B69	VSS222
B73	VSS223
B77	VSS224
B81	VSS225
B85	VSS226
B89	VSS227
B93	VSS228
B97	VSS229
B01	VSS230
B05	VSS231
B09	VSS232
B13	VSS233
B17	VSS234
B21	VSS235
B25	VSS236
B29	VSS237
B33	VSS238
B37	VSS239
B41	VSS240
B45	VSS241
B49	VSS242
B53	VSS243
B57	VSS244
B61	VSS245
B65	VSS246
B69	VSS247
B73	VSS248
B77	VSS249
B81	VSS250
B85	VSS251
B89	VSS252
B93	VSS253
B97	VSS254
B01	VSS255
B05	VSS256
B09	VSS257
B13	VSS258


H19	
H5	VSS259
H9	VSS260
H13	VSS261
H17	VSS262
H21	VSS263
H25	VSS264
H29	VSS265
H33	VSS266
H37	VSS267
H41	VSS268
H45	VSS269
H49	VSS270
H53	VSS271
H57	VSS272
H61	VSS273
H65	VSS274
H69	VSS275
H73	VSS276
H77	VSS277
H81	VSS278
H85	VSS279
H89	VSS280
H93	VSS281
H97	VSS282
H01	VSS283
H05	VSS284
H09	VSS285
H13	VSS286
H17	VSS287
H21	VSS288
H25	VSS289
H29	VSS290
H33	VSS291
H37	VSS292
H41	VSS293
H45	VSS294
H49	VSS295
H53	VSS296
H57	VSS297
H61	VSS298
H65	VSS299
H69	VSS300
H73	VSS301
H77	VSS302
H81	VSS303
H85	VSS304
H89	VSS305
H93	VSS306
H97	VSS307
H01	VSS308
H05	VSS309
H09	VSS310
H13	VSS311
H17	VSS312
H21	VSS313
H25	VSS314
H29	VSS315
H33	VSS316
H37	VSS317
H41	VSS318
H45	VSS319
H49	VSS320
H53	VSS321
H57	VSS322
H61	VSS323
H65	VSS324
H69	VSS325
H73	VSS326
H77	VSS327
H81	VSS328
H85	VSS329
H89	VSS330
H93	VSS331
H97	VSS332
H01	VSS333
H05	VSS334
H09	VSS335
H13	VSS336
H17	VSS337
H21	VSS338
H25	VSS339
H29	VSS340
H33	VSS341
H37	VSS342
H41	VSS343
H45	VSS344
H49	VSS345
H53	VSS346
H57	VSS347
H61	VSS348
H65	VSS349
H69	VSS350
H73	VSS351
H77	VSS352
H81	VSS353
H85	VSS354
H89	VSS355
H93	VSS356
H97	VSS357
H01	VSS358



UB1	
AB16	VSS[0]
AB19	VSS[1]
AB20	VSS[2]
AB21	VSS[3]
AB22	VSS[4]
AB23	VSS[5]
AB24	VSS[6]
AB25	VSS[7]
AB26	VSS[8]
AB27	VSS[9]
AB28	VSS[10]
AB29	VSS[11]
AB30	VSS[12]
AB31	VSS[13]
AB32	VSS[14]
AB33	VSS[15]
AB34	VSS[16]
AB35	VSS[17]
AB36	VSS[18]
AB37	VSS[19]
AB38	VSS[20]
AB39	VSS[21]
AB40	VSS[22]
AB41	VSS[23]
AB42	VSS[24]
AB43	VSS[25]
AB44	VSS[26]
AB45	VSS[27]
AB46	VSS[28]
AB47	VSS[29]
AB48	VSS[30]
AB49	VSS[31]
AB50	VSS[32]
AB51	VSS[33]
AB52	VSS[34]
AB53	VSS[35]
AB54	VSS[36]
AB55	VSS[37]
AB56	VSS[38]
AB57	VSS[39]
AB58	VSS[40]
AB59	VSS[41]
AB60	VSS[42]
AB61	VSS[43]
AB62	VSS[44]
AB63	VSS[45]
AB64	VSS[46]
AB65	VSS[47]
AB66	VSS[48]
AB67	VSS[49]
AB68	VSS[50]
AB69	VSS[51]
AB70	VSS[52]
AB71	VSS[53]
AB72	VSS[54]
AB73	VSS[55]
AB74	VSS[56]
AB75	VSS[57]
AB76	VSS[58]
AB77	VSS[59]
AB78	VSS[60]
AB79	VSS[61]
AB80	VSS[62]
AB81	VSS[63]
AB82	VSS[64]
AB83	VSS[65]
AB84	VSS[66]
AB85	VSS[67]
AB86	VSS[68]
AB87	VSS[69]
AB88	VSS[70]
AB89	VSS[71]
AB90	VSS[72]
AB91	VSS[73]
AB92	VSS[74]
AB93	VSS[75]
AB94	VSS[76]
AB95	VSS[77]
AB96	VSS[78]
AB97	VSS[79]


AK30	
AK31	VSS[80]
AK32	VSS[81]
AK33	VSS[82]
AK34	VSS[83]
AK35	VSS[84]
AK36	VSS[85]
AK37	VSS[86]
AK38	VSS[87]
AK39	VSS[88]
AK40	VSS[89]
AK41	VSS[90]
AK42	VSS[91]
AK43	VSS[92]
AK44	VSS[93]
AK45	VSS[94]
AK46	VSS[95]
AK47	VSS[96]
AK48	VSS[97]
AK49	VSS[98]
AK50	VSS[99]
AK51	VSS[100]
AK52	VSS[101]
AK53	VSS[102]
AK54	VSS[103]
AK55	VSS[104]
AK56	VSS[105]
AK57	VSS[106]
AK58	VSS[107]
AK59	VSS[108]
AK60	VSS[109]
AK61	VSS[110]
AK62	VSS[111]
AK63	VSS[112]
AK64	VSS[113]
AK65	VSS[114]
AK66	VSS[115]
AK67	VSS[116]
AK68	VSS[117]
AK69	VSS[118]
AK70	VSS[119]
AK71	VSS[120]
AK72	VSS[121]
AK73	VSS[122]
AK74	VSS[123]
AK75	VSS[124]
AK76	VSS[125]
AK77	VSS[126]
AK78	VSS[127]
AK79	VSS[128]
AK80	VSS[129]
AK81	VSS[130]
AK82	VSS[131]
AK83	VSS[132]
AK84	VSS[133]
AK85	VSS[134]
AK86	VSS[135]
AK87	VSS[136]
AK88	VSS[137]
AK89	VSS[138]
AK90	VSS[139]
AK91	VSS[140]
AK92	VSS[141]
AK93	VSS[142]
AK94	VSS[143]
AK95	VSS[144]
AK96	VSS[145]
AK97	VSS[146]
AK98	VSS[147]
AK99	VSS[148]
AK00	VSS[149]
AK01	VSS[150]
AK02	VSS[151]
AK03	VSS[152]
AK04	VSS[153]
AK05	VSS[154]
AK06	VSS[155]
AK07	VSS[156]
AK08	VSS[157]
AK09	VSS[158]

BoxPeak-M_Rev1.5

BoxPeak-M_Rev1.5







Stuff these parts while use discrete Graphics.


39 GPU_BKLTEN << R288 AT_0 CN_BKLTEN
 40 GPU_VDDEN << R289 AT_0 CN_VDDEN
 39 AT_LCD_DDC_CLK << R80 AT_0 CN_DDC_CLK
 39 AT_LCD_DDC_DATA << R291 AT_0 CN_DDC_DATA

40 GPU_DATAP0 << R293 AT_0 LA_DATAP0
 40 GPU_DATAN0 << R295 AT_0 LA_DATAN0
 40 GPU_DATAP1 << R296 AT_0 LA_DATAP1
 40 GPU_DATAN1 << R297 AT_0 LA_DATAN1
 40 GPU_DATAP2 << R298 AT_0 LA_DATAP2
 40 GPU_DATAN2 << R299 AT_0 LA_DATAN2
 40 GPU_CLKN << R300 AT_0 LA_CLKN
 40 GPU_CLKP << R302 AT_0 LA_CLKP



Stuff these parts while use integrated Graphics.


14 GM_BKLTEN << R303 PCH_0 CN_BKLTEN POP = NA
 14 GM_VDDEN << R304 PCH_0 CN_VDDEN POP = NA
 14 L_DDC_CLK << R305 PCH_0 CN_DDC_CLK POP = NA
 14 L_DDC_DATA << R306 PCH_0 CN_DDC_DATA POP = NA



14 GM_LA_DATAP0 << R307 PCH_0 LA_DATAP0 POP = NA
 14 GM_LA_DATAN0 << R308 PCH_0 LA_DATAN0 POP = NA
 14 GM_LA_DATAP1 << R309 PCH_0 LA_DATAP1 POP = NA
 14 GM_LA_DATAN1 << R310 PCH_0 LA_DATAN1 POP = NA
 14 GM_LA_DATAP2 << R311 PCH_0 LA_DATAP2 POP = NA
 14 GM_LA_DATAN2 << R312 PCH_0 LA_DATAN2 POP = NA
 14 GM_LA_CLKN << R313 PCH_0 LA_CLKN POP = NA
 14 GM_LA_CLKP << R314 PCH_0 LA_CLKP POP = NA






BLON=CN_BKLTEN*(-LID)*DELAY_VR_PWRGOOD
 BLCTL=(-LID)*DELAY_VR_PWRGOOD



























PIN STRAPS



Need Confirm



CONFIG(2:0)
controls the memory aperture size.
128MB(default) 000
256MB 001
64MB 010


CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,
THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1= INSTALL 10K RESISTOR
X= DESIGN DEPENDANT
NA= NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	PCE TRANSMITTER DE-EMPHASIS ENABLED	X
BIF_GEN2_EN_A	GPIO2	PCE GEN2 ENABLED	X
RSVD	GPIO8	VGA ENABLED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	VGA ENABLED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROMIDCFG(2:0)	GPIO(13:11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	X
RSVD	GENERICC	AUD[1] AUD[0]	0
AUD[1]	HSYNCR	0 0 No audio function	0
AUD[0]	VSYNCR	0 1 Audio for DisplayPort and HDMI if dongle is detected	0
		1 0 Audio for DisplayPort only	0
		1 1 Audio for both DisplayPort and HDMI	XX

LCD PWM (Pulse Width Modulated)
output to adjust LCD brightness
Backlight adjust is through KBC



MXS2S3+Park-S3

Note 1 : Do not Install for M9X-S2/S3, Install 240 Ohms 0.5% Resistor for PARK-S3.


Designator	For M9X-S2 and M93-S3	For Park-S3
R_MEM_1	DNI	10K
R_MEM_2	0R/Short	680R
R_MEM_3	2.2K	DNI
C_MEM	2.2nF	68pF

Note 2 :For M9X-S2/S3,J8 Pin Connect to VSS through 240 Ohms(0.5%) resistor.


For Park-S3,J8 Pin Connect to VSS through 150 Ohms(1%) resistor for DPC_CALR

Note 3 :For M9X-92/93, K7 Pin (NC_MEM_CALR1) is Not connected.


For PARK-S3, K7 Pin (TESTEN#2) connect to TEST_EN Signal At AF24



MEMORY INTERFACE



PLACE MVREF DIVIDERS
AND CAPS CLOSE TO ASIC



Layout note:

Route 50 ohms single-ended / 100 ohms diff
and keep short as possible


R519/R520 Need to use the 51.1ohm 1% resistor


DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V (Ra)	100R	40.2R
MVREF TO GND (Rb)	100R	100R





BYD COMPANY LIMITED

Mobile Name N130CP











ADPTER_CON




For ESD,
adjust battery voltage,
V_{rwrm}=15V>12.6V

For EMI

BATTERY_CON


Title	<Title>
Size	Document Number
C	<Doc>
Date	Friday, April 09, 2010
Sheet	45 of 69



**R782 (POP=NA),
R785=0R
For choosing Skip# Mode.**

TON	Operating Frequency (+5VALW/+3VALW)	SKIP#	Operating Mode
VCC	200KHz/300KHz	GND	Pulse-Skipping
REF (OPEN)	400KHz/300KHz	REF	Ultrasonic-Skip
GND	400KHz/500KHz	VCC	PWM

change from 0.41uH
to 0.45uH for purchase.





Iout=20A,
Iocp=28A.
Fsw=400K

For adjust
transient response


Adjustable output
Vout1 = 1.06V
R2 = 2.87K, R1 = R2 x (Vout1 / 0.6V - 1) = 2.2K


Title		<Title>
Size	Document Number	Rev
C	<Doc>	<Rev>
Date: Friday, April 09, 2010		Sheet 47 of 69





change from 0.41uH
to 0.45uH for purchase.




N13DCP Power Sequence Specification













ADD FOR SWI and debug back up.





Change list

(2009/09/23)

P.32 VDD of U18 connected to +V3.3A_KBC from +V3.3S

(2009/11/18)

P.32 ADD the EC_GPIO23 & EC_GPIO31 relational schematic for customer request, reserve for the new panel power save mode function.

P.22 change the LVDS CON from 20pin to 22pin for customer request , reserve 2 GPIO for new panel power save mode function

P.23 connect +V5S to CRT CON pin9 for compatible with the old CRT monitor

(2010/01/10)-----DVT

P.11 Change X2 from EPSON to SEIKO for match test

P.12 Change C568 from 27pf to 20pf for crystal match test result

P.15 Change R209 from 22ohm to 33ohm for si test result

P.22 Change R280 from 10k to 100k for LCD_VCC rise time issue

P.22 Add R975 Q106 for LCD_VCC discharge issue

P.24 Change HDMI Connector from 51LR019S-30RN-B to 51LR019S-30HN-B for ME request

P.28 Change USB connector CN30 CN31

P.32 Add D33 for hard to boot issue after 4s shut down

P.32 Change EC_PWRSW# from GPIO07 to GPIO57 for pluse issue

P.32 Add C984 for noise issue

P.32 Add R979-----R986 for LPC SI test issue

P.32 Change c330,c331 from 8pf to 6pf

P.45 Add Q62,R976

P.59 change SW3 part number

P.25 DELETE FB69,C979,C981,C980,C982
ADD R987,CH1,R988,R989,CH2,R990

(2010/03/10)-----PVT

P.28 Add C986,C987,C988,C989,C990,C991,FIL5,FIL11,FILC1

P.28 Delete R353,R354,RA7,RA8,RC1,RC4

P.28 Add R991,R992,R993,R994

P.45 Add C992, delete FB61,FB62

P.41 Add Q107,R1000,R999,R996,C993 for audio codec upgrade

P.11 Add 'FW_EN' control schematic for update ME

P.32 Add R1003 for EC detect discrete GPU and internal GPU


P.53 change CLAW10 connect to GND




P.51 change R871 from 11k to 10k


P.45 add C994 for EMC request


P.45 add R1004

POWER Delivery Architectural Block Diagram







	BYD COMPANY LIMITED		
	Mobile Name	N13DCP	
Page Name	Touch pad board		Rev V0.1
Date:	Friday, April 09, 2010	Sheet	58 of 59